View A680109_7297833.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

26180.110h description the a6800 and a6801 latched-input bimos ics merge high-current, high-voltage outputs with cmos logic. the cmos input section consists of 4 or 8 data (d type) latches with associated common clear, strobe, and output enable circuitry. the power outputs are bipolar npn darlingtons. this merged technology provides versatile, exible interface. these bimos power interface ics greatly bene t the simpli cation of computer or microproces- sor i/o. the a6800 ics each contain four latched drivers. a6801 ics contain eight latched drivers. the cmos inputs are compatible with standard cmos circuits. ttl circuits may mandate the addition of input pull-up resistors. the bipolar darlington outputs are suitable for directly driving many peripheral/power loads: relays, lamps, solenoids, small dc motors, and so forth. all devices have open-collector outputs and integral diodes for inductive load transient suppression. the output transis- tors are capable of sinking 600 ma and can withstand at least 50 v in the off state. because of limitations on package power dissipation, the simultaneous operation of all driv- ers at maximum rated current can only be accomplished by a reduction in duty cycle. outputs may be paralleled for higher load current capability. features and benefits ? 3.3 to 5 v logic supply range ? up to 10 mhz data input rate ? high-voltage, high-current outputs ? darlington current-sink outputs, with improved low-saturation voltages ? cmos, ttl compatible inputs ? output transient protection ? internal pull-down resistors ? low-power cmos latches dabic-5 latched sink drivers continued on the next page? packages functional block diagram approximate scale 1:1 a6800 and a6801 a6800 14-pin soicn (l package) a6800 14-pin 7.62 mm dip (a package) a6801 24-pin soicw (lw package) a6801 28-pin plcc (ep package) c ommon ground strobe output enable in n c ommon mos c ontr ol typical mos latch typical bipolar drive out n clear supply v dd
dabic-5 latched sink drivers 2 allegro microsystems, inc. 115 northeast cutoff worcester, massachusetts 01615-0036 u.s.a. 1.508.853.5000; www.allegromicro.com a6800 and a6801 selection guide part number package packing a6800sa-t* 14-pin dip 25 per tube a6800sltr-t 14-pin soic 2500 per reel a6801septr-t 28-pin plcc 800 per reel a6801slwtr-t 24-pin soic 1000 per reel *variant is in production but has been determined to be not for new design. this classification indicates that sale of the variant is currently restricted to existing customer applications. the variant should not be purchased for new design applications because obsolescence in the near future is probable. samples are no longer available. status change: may 4, 2009. the a6800sa is furnished in a 14-pin dip with 7.62 mm (0.300 in.) row centers, the a6800sl and a6801slw in surface- mountable soics; and the a6801sep in a 28-lead plcc. these devices are lead (pb) free, with 100% matte tin plated leadframes. applications include: ? relays ? lamps ? solenoids ? small dc motors absolute maximum ratings* characteristic symbol notes rating units output voltage v ce 50 v supply voltage v dd 7v input voltage range v in ?0.3 to v dd + 0.3 v continuous collector current i c 600 ma operating ambient temperature t a range s ?20 to 85 oc maximum junction temperature t j (max) 150 oc storage temperature t stg ?55 to 150 oc *caution: cmos devices have input-static protection, but are susceptible to damage when exposed to extremely high static-electrical charges. description (continued)
dabic-5 latched sink drivers 3 allegro microsystems, inc. 115 northeast cutoff worcester, massachusetts 01615-0036 u.s.a. 1.508.853.5000; www.allegromicro.com a6800 and a6801 typical input circuit in v dd allowable power dissipation 50 75 100 125 150 2.5 0.5 0 package power dissipation (w) ambient temperature (oc) 2.0 1.5 1.0 25 28-lead plcc, r q ja = 68 o c/w 14-pin dip, r q ja = 73 o c/w 14-lead soic, r q ja = 120 o c/w 24-lead soic, r q ja = 85 o c/w
dabic-5 latched sink drivers 4 allegro microsystems, inc. 115 northeast cutoff worcester, massachusetts 01615-0036 u.s.a. 1.508.853.5000; www.allegromicro.com a6800 and a6801 electrical characteristics 1 unless otherwise noted: t a = 25c, logic supply operating voltage v dd = 3.0 to 5.5 v characteristic symbol test conditions v dd = 3.3 v v dd = 5 v units min. typ. max. min. typ. max. output leakage current i cex v out = 50 v ? ? 10 ? ? 10 a output sustaining voltage v ce(sus) i out = 350 ma, l = 3 mh 35 ? ? 35 ? ? v collector-emitter saturation voltage v ce(sat) i out = 100 ma ? 0.8 1.0 ? 0.8 1.0 v i out = 200 ma ? 0.9 1.1 ? 0.9 1.1 v i out = 350 ma (see note 2) ? 1.0 1.3 ? 1.0 1.3 v input voltage v in(1) 2.2 ? ? 3.3 ? ? v v in(0) ? ? 1.1 ? ? 1.7 v input resistance r in 50 ? ? 50 ? ? k logic supply current i dd(1) one output on, i out = 100 ma ? ? 1.0 ? ? 1.0 ma i dd(0) all outputs off ? 130 150 ? 130 150 a clamp diode leakage current i r v r = 50 v ? ? 50 ? ? 50 a clamp diode forward voltage v f i f = 350 ma ? ? 2.0 ? ? 2.0 v output fall time t f v cc = 50 v, r1 = 500 , c1 30 pf ? 80 ? ? 80 ? ns output rise time t r v cc = 50 v, r1 = 500 , c1 30 pf ? 100 ? ? 100 ? ns 1 operation of these devices with standard ttl or dtl may require the use of appropriate pull-up resistors to ensure a minimum lo gic 1. 2 because of limitations on package power dissipation, the simultaneous operation of multiple drivers can only be accomplished by reduction in duty cycle. out n in n strobe clear enable t-1 t 01 0 0 xoff 11 0 0 xon xx 1 x xoff xx x 1 xoff x 0 0 0 on on x0 0 0offoff x = irrelevant t-1 = previous output s tate t = present output state output truth table
dabic-5 latched sink drivers 5 allegro microsystems, inc. 115 northeast cutoff worcester, massachusetts 01615-0036 u.s.a. 1.508.853.5000; www.allegromicro.com a6800 and a6801 *conditions for output transition testing are: v cc = 50 v, v dd = 5 v, r1 = 500 , c1 30 pf. key description time (ns) a minimum data active time before strobe enabled (data set-up time) 25 b minimum data active time after strobe disabled (data hold time) 25 c minimum strobe pulse width 50 d maximum time between strobe activation and transition from output on to output off* 500 e maximum time between strobe activation and transition from output off to output on* 500 f maximum time between clear activation and transition from output on to output off* 500 g minimum clear pulse width 50 h minimum data pulse width 100 t dis(bq) output enable to output off delay* 500 t en(bq) output enable to output on delay* 500 timing requirements and speci cations (logic levels are v dd and ground) note: information present at an input is transferred to its latch when the strobe is high. a high clear input will set all latches to the output off condition regardless of the data or strobe input levels. a high clear strobe in n out n a c bc b h d e g a c b h e f output enable will set all outputs to the off con- tdition, regardless of any other input conditions. when the output enable is low, the outputs depend on the state of their respective latches. output enable out n data 10% 50% high = all outputs disabled (off) r t f t 50% 90% en(bq) t t dis(bq)
dabic-5 latched sink drivers 6 allegro microsystems, inc. 115 northeast cutoff worcester, massachusetts 01615-0036 u.s.a. 1.508.853.5000; www.allegromicro.com a6800 and a6801 2 3 4 5 6 78 9 10 11 12 13 14 supply ground clear out 1 out 2 out 3 dwg. pp-014a out 4 1 14 1 common output enable in 1 strobe in 2 in 3 in 4 v dd latches a6800 l package a6800 a-14 package note: the a6800 soic and dip packages are electrically identical and share a common terminal number assignment. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 ground output enable strobe k st v dd oe dwg. pp-037 latches nc nc nc nc nc nc supply lamp diode common c clear out 1 in 8 out 8 out 2 out 3 out 4 out 5 out 6 out 7 in 1 in 2 in 3 in 4 in 5 in 6 in 7 a6801 ep package 223 24 supply clear 1 output enable strobe v dd 3 4 5 6 7 21 22 out 1 out 2 out 3 out 4 in 1 in 2 in 3 in 4 7 8 9 10 11 ground out 5 out 6 out 7 dwg. pp-015-1 out 8 common in 5 in 6 in 7 in 8 latches no connection no connection nc nc 12 13 18 19 20 14 15 16 17 a6801 lw package
dabic-5 latched sink drivers 7 allegro microsystems, inc. 115 northeast cutoff worcester, massachusetts 01615-0036 u.s.a. 1.508.853.5000; www.allegromicro.com a6800 and a6801 typical application unipolar stepper-motor drive dwg. no. b-1537 1 2 3 4 5 6 7 8 9 10 11 12 13 14 out 2 out 3 out 4 out 1 +30 v in 1 in 2 in 3 in 4 strobe clear output enable (active low) latches a6800s a v dd v dd +30 v strobe in 1 in 2 in 3 in 4 out 1 out 2 out 3 out 4 dwg. gp-060 strobe in 1 in 2 in 3 in 4 out 1 out 2 out 3 out 4 dwg. gp-060-1 unipolar wave drive unipolar 2-phase drive
dabic-5 latched sink drivers 8 allegro microsystems, inc. 115 northeast cutoff worcester, massachusetts 01615-0036 u.s.a. 1.508.853.5000; www.allegromicro.com a6800 and a6801 package a (a6800) 14-pin dip c seating plane 5.33 max 0.46 0.12 6.35 +0.76 ?0.25 19.05 +0.64 ?0.38 3.30 +0.51 ?0.38 10.92 +0.38 ?0.25 1.52 +0.25 ?0.38 7.62 2.54 0.25 +0.10 ?0.05 2 1 14 a for reference only dimensions in millimeters (reference jedec ms-001 aa) dimensions exclusive of mold flash, gate burrs, and dambar protrusions exact case and lead configuration at supplier discretion within limits shown a terminal #1 mark area
dabic-5 latched sink drivers 9 allegro microsystems, inc. 115 northeast cutoff worcester, massachusetts 01615-0036 u.s.a. 1.508.853.5000; www.allegromicro.com a6800 and a6801 package ep (a6801) 28-pin plcc 2128 a dimensions exclusive of mold flash, gate burrs, and dambar protrusions exact case and lead configuration at supplier discretion within limits shown a terminal #1 mark area for reference only (reference jedec ms-018 ab) dimensions in millimeters 12.450.13 12.450.13 0.51 min c seating plane c 0.10 28x 11.510.08 5.210.36 5.210.36 0.740.08 5.210.36 0.430.10 5.210.36 11.510.08 0.51 1.27 4.37 +0.20 ?0.18
dabic-5 latched sink drivers 10 allegro microsystems, inc. 115 northeast cutoff worcester, massachusetts 01615-0036 u.s.a. 1.508.853.5000; www.allegromicro.com a6800 and a6801 package l (a6800) 14-pin soicn package lw (a6801) 24-pin soicw c seating plane 2 1 14 gauge plane seating plane for reference only dimensions in millimeters (reference jedec ms-012 ab) dimensions exclusive of mold flash, gate burrs, and dambar protrusions exact case and lead configuration at supplier discretion within limits shown a 1.27 a terminal #1 mark area b pcb layout reference view b reference pad layout (reference ipc soic127p600x175-14m) all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and pcb layout tolerances 3.90 0.10 9.90 0.10 6.00 0.20 0.21 0.04 4 4 0.25 0.84 +0.43 ?0.44 1.75 max 1.27 1.75 0.65 5.60 0.18 +0.07 ?0.08 c 0.10 14x 0.41 0.10 1.27 b reference pad layout (reference ipc soic127p1030x265-24m) all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and pcb layout tolerances b 0.20 0.10 0.41 0.10 2.20 0.65 9.60 1.27 2 1 24 a 15.400.20 2.65 max 10.300.33 7.500.10 c seating plane c 0.10 24x for reference only (reference jedec ms-013 ad) dimensions exclusive of mold flash, gate burrs, and dambar protrusions exact case and lead configuration at supplier discretion within limits shown a terminal #1 mark area 0.25 gauge plane seating plane pcb layout reference view 4 4 0.27 +0.07 ?0.06 0.84 +0.44 ?0.43 2 1 24
dabic-5 latched sink drivers 11 allegro microsystems, inc. 115 northeast cutoff worcester, massachusetts 01615-0036 u.s.a. 1.508.853.5000; www.allegromicro.com a6800 and a6801 copyright ?2003-2009, allegro microsystems, inc. the products described here are manufactured under one or more u.s. patents or u.s. patents pending. allegro microsystems, inc. reserves the right to make, from time to time, such de par tures from the detail spec i fi ca tions as may be required to per- mit improvements in the per for mance, reliability, or manufacturability of its products. before placing an order, the user is cautioned to verify that the information being relied upon is current. allegro?s products are not to be used in life support devices or systems, if a failure of an allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system. the in for ma tion in clud ed herein is believed to be ac cu rate and reliable. how ev er, allegro microsystems, inc. assumes no re spon si bil i ty for its use; nor for any in fringe ment of patents or other rights of third parties which may result from its use. for the latest version of this document, visit our website: www.allegromicro.com

▲Up To Search▲

Price & Availability of A680109

	To Download A680109 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .